

CLAIMS

What is claimed is:

1. A computer-implemented method comprising:
receiving a data cipher operation; and
processing the data cipher operation, wherein the processing comprises generating a number of portions of ciphertext from plaintext, wherein a load operation associated with the generating of at least one portion of the ciphertext executes prior to a store operation associated with the generating of a prior portion of the ciphertext.

2. The computer-implemented method of claim 1, wherein the generating of the at least one portion of the ciphertext and the generating of the prior portion of the ciphertext is executed within one iteration of a number of iterations for the data cipher operation.

3. The computer-implemented method of claim 2, wherein the generating of the at least one portion of the ciphertext is re-executed in a iteration that is subsequent to the one iteration upon determining that data retrieved from the load operation conflicts with data stored in the store operation.

4. The computer-implemented method of claim 1, wherein the store operation comprises swapping data within a data structure, the data within the data structure used in generating the ciphertext.

5. The computer-implemented method of claim 4, wherein the load operation comprises accessing data from the data structure.

6. The computer-implemented method of claim 5, wherein the generating of the at least one portion of the ciphertext is aborted upon determining that the data being swapped equals the data being accessed in the data structure.

1 7. The computer-implemented method of claim 5, wherein the data cipher operation
2 comprises an RC4 operation and wherein the data structure comprises a substitution-box.

1 8. A computer-implemented method executing in a processor, the method
2 comprising:
3 receiving a request to perform for data ciphering of plaintext; and
4 processing the request based on a data structure stored in a memory coupled to the
5 processor, wherein the processing comprises,
6 performing a first access of data from the data structure;
7 swapping the data from the first access;
8 data ciphering a first portion of the plaintext based on the swapped data
9 from the first access;
10 performing a second access of data from the data structure prior to the
11 swapping of the data from the first access; and
12 performing the following, upon determining that the data from the first
13 access does not equal the data from the second access,
14 swapping the data from the second access; and
15 data ciphering a second portion of the plaintext based on the
16 swapped data from the second access.

1 9. The computer-implemented method of claim 8, wherein the processing of the
2 request is executed within one iteration of a number of iterations.

1 10. The computer-implemented method of claim 9, comprising performing the
2 following, upon determining that the data from the first access equals data from the
3 second access:
4 reexecuting the performing of the second access of data from the data structure;
5 swapping the data from the second access; and

6 data ciphering the second portion of the plaintext based on the swapped data from
7 the second access.

1 11. The computer-implemented method of claim 8, wherein the data ciphering
2 comprises an RC4 operation.

1 12. The computer-implemented method of claim 8, wherein the data structure
2 comprises a substitution-box.

1 13. An apparatus comprising:
2 a memory to store a data structure; and
3 a processing unit coupled to the memory, the processing unit to execute a data
4 ciphering operation, wherein the processing unit is to swap data stored in the data
5 structure for data ciphering of a first portion of plaintext, and wherein, prior to the
6 completion of the swapping of the data stored in the data structure for data ciphering of
7 the first portion of the plaintext, the processing unit is to access data stored in the data
8 structure for data ciphering of a second portion of the plaintext.

1 14. The apparatus of claim 13, wherein the processing unit is to data cipher the second
2 portion of the plaintext upon determining that the data being swapped in the data structure
3 does not equal the data being accessed in the data structure.

1 15. The apparatus of claim 13, wherein the processing unit is to execute the data
2 ciphering operation across a number of iterations, wherein the swapping of data stored in
3 the data structure for data ciphering of the first portion of plaintext and the accessing of
4 data stored in the data structure for data ciphering of the second portion of the plaintext
5 are executed within one iteration of the number of iterations.

1 16. The apparatus of claim 15, wherein the processing unit is to reexecute, within a
2 subsequent iteration of the number of iterations, the accessing of data stored in the data
3 structure for data ciphering of the second portion of the plaintext, upon determining that
4 the data swapped for data ciphering of the first portion of plaintext equals the data
5 accessed for the data ciphering of the second portion of the plaintext.

1 17. The apparatus of claim 13, wherein the memory is to store the plaintext.

1 18. The apparatus of claim 13, wherein the data ciphering operation comprises an
2 RC4 operation.

1 19. The apparatus of claim 13, wherein the data structure comprises a substitution-
2 box.

1 20. The apparatus of claim 13, wherein the apparatus is coupled to a host processor
2 and a host memory, wherein the processing unit is to receive the data ciphering operation
3 from the host memory.

1 21. A co-processor coupled to a host processor and a host memory, the co-processor
2 comprising:

3 an interface unit to retrieve a data encryption operation, a substitution (S)-box and
4 plaintext associated with the data encryption operation from the host memory based on an
5 instruction from the host processor; and

6 an execution unit coupled to the interface unit, the execution unit comprising,
7 a memory to store the plaintext and the S-box associated with the
8 operation for the data cipher;

9 a microcontroller unit to schedule the data cipher operation; and

10092328.03602

10 a RC4 unit to receive the data cipher operation, wherein the RC4 unit is to
11 swap data stored in the S-box for data ciphering of a first portion of the plaintext and
12 wherein the RC4 unit is to read data stored in the S-box for data ciphering of a second
13 portion of the plaintext, prior to completion of the swapping of data stored in the S-box
14 for data ciphering of the first portion of the plaintext.

1 22. The co-processor of claim 21, wherein the RC4 unit is to data cipher the second
2 portion of the plaintext upon determining that the data being swapped in the S-box does
3 not equal the data being read from the S-box.

1 23. The co-processor of claim 21, wherein the RC4 unit is to data cipher the first
2 portion of the plaintext.

1 24. The co-processor of claim 21, wherein the RC4 unit is to swap data retrieved from
2 the S-box for the data ciphering of the second portion of the plaintext upon determining
3 that the data being swapped for the data ciphering of the first portion of the plaintext does
4 not equal the data read from the S-box for data ciphering of the second portion of the
5 plaintext.

1 25. An apparatus comprising:
2 a memory to store a substitution (S)-box;
3 an RC4 hardware state machine coupled to the memory to generate a plurality of
4 output text blocks from a plurality of input text blocks, wherein a subset of said plurality
5 of output text blocks are generated as a result of repeating the same sequence of states,
6 wherein during each of the repeated sequence of states data is speculatively read from
7 said S-box in said memory as part of the generation of a next one of said plurality of
8 output text blocks prior to a write to said S-box in said memory completing as part of
9 generation of a current one of said plurality of output text blocks.

1 26. The apparatus of claim 25, wherein said plurality of output text blocks are
2 ciphertext blocks and said plurality of input text blocks are plaintext blocks.

1 27. The apparatus of claim 25, wherein said plurality of input text blocks are
2 ciphertext blocks and said plurality of output text blocks are plaintext blocks.

1 28. A system comprising:
2 a host processor;
3 a host memory coupled to the host processor, the host memory to include a
4 security operation, wherein the security operation includes a data cipher operation based
5 on RC4, the host memory to include plaintext and a data structure for the data cipher
6 operation;
7 a co-processor coupled to the host processor, the co-processor comprising,
8 an interface unit to retrieve the security operation from the host memory
9 based on an instruction from the host processor;
10 an execution unit coupled to the interface unit, the execution unit
11 comprising,
12 a memory to store the plaintext and the data structure associated
13 with the data cipher operation;
14 a microcontroller unit to store the data cipher operation in an
15 execution queue; and
16 an RC4 unit coupled to the execution queue, the RC4 unit to
17 receive the data cipher operation, wherein the RC4 unit is to swap data stored in the S-
18 box for data ciphering of a first portion of the plaintext and wherein the RC4 unit is to
19 read data stored in the S-box for data ciphering of a second portion of the plaintext, prior
20 to completion of the swapping of data stored in the S-box for data ciphering of the first
21 portion of the plaintext.

29. The system of claim 28, wherein the RC4 unit is to data cipher the second portion of the plaintext upon determining that the data being swapped in the data structure does not equal the data being read from the data structure.

30. The system of claim 28, wherein the RC4 unit is to data cipher the first portion of the plaintext.

31. The system of claim 28, wherein the RC4 unit is to swap data retrieved from the data structure for the data ciphering of the second portion of the plaintext upon determining that the data being swapped for the data ciphering of the first portion of the plaintext does not equal the data read from the data structure for data ciphering of the second portion of the plaintext.

32. A machine-readable medium that provides instructions, which when executed by a machine, cause said machine to perform operations comprising:
receiving a data cipher operation; and
processing the data cipher operation, wherein the processing comprises generating a number of portions of ciphertext from plaintext, wherein a load operation associated with the generating of at least one portion of the ciphertext executes prior to a store operation associated with the generating of a prior portion of the ciphertext.

33. The machine-readable medium of claim 32, wherein the generating of the at least one portion of the ciphertext and the generating of the prior portion of the ciphertext is executed within one iteration of a number of iterations for the data cipher operation.

34. The machine-readable medium of claim 33, wherein the generating of the at least one portion of the ciphertext is re-executed in a iteration that is subsequent to the one

3 iteration upon determining that data retrieved from the load operation conflicts with data
4 stored in the store operation.

1 35. The machine-readable medium of claim 32, wherein the store operation comprises
2 swapping data within a data structure, the data within the data structure used in generating
3 the ciphertext.

1 36. The machine-readable medium of claim 35, wherein the load operation comprises
2 accessing data from the data structure.

1 37. The machine-readable medium of claim 36, wherein the generating of the at least
2 one portion of the ciphertext is aborted upon determining that the data being swapped
3 equals the data being accessed in the data structure.

1 38. The machine-readable medium of claim 36, wherein the data cipher operation
2 comprises an RC4 operation and wherein the data structure comprises a substitution-box.

1 39. A machine-readable medium that provides instructions, which when executed by a
2 machine, cause said machine to perform operations comprising:

3 receiving a request to perform data ciphering of plaintext; and

4 processing the request based on a data structure stored in a memory coupled to the
5 processor, wherein the processing comprises,

6 performing a first access of data from the data structure;

7 swapping the data from the first access;

8 data ciphering a first portion of the plaintext based on the swapped data
9 from the first access;

10 performing a second access of data from the data structure prior to the

11 swapping of the data from the first access; and

12 performing the following, upon determining that the data from the first
13 access does not equal the data from the second access,
14 swapping the data from the second access; and
15 data ciphering a second portion of the plaintext based on the
16 swapped data from the second access.

1 40. The machine-readable medium of claim 39, wherein the processing of the request
2 is executed within one iteration of a number of iterations.

1 41. The machine-readable medium of claim 40, comprising performing the following,
2 upon determining that the data from the first access equals data from the second access:
3 reexecuting the performing of the second access of data from the data structure;
4 swapping the data from the second access; and
5 data ciphering the second portion of the plaintext based on the swapped data from
6 the second access.

1 42. The machine-readable medium of claim 39, wherein the data ciphering comprises
2 an RC4 operation.

1 43. The machine-readable medium of claim 39, wherein the data structure comprises a
2 substitution-box.

1 44. The machine-readable medium of claim 39, wherein processing the request for
2 data ciphering of the plaintext comprises data ciphering the plaintext over a number of
3 iterations and wherein the data ciphering of the first portion of the plaintext is in a same
4 iteration as the data ciphering of the second portion of the plaintext.